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Abstract: Conventional multilevel inverters have problems in terms of their complicated expansion
and large number of devices. This paper proposes a modular expanded multilevel inverter, which
can effectively simplify the expansion and reduce the number of devices. The proposed inverter
can ensure the voltage balancing of the voltage-dividing capacitors. The cascading of the T-type
switched capacitor module and the step-by-step charging method of the switched capacitors enable
the inverter to achieve high output voltage levels and voltage gain. In addition, the inversion can
be achieved without the H-bridge, which greatly reduces the total standing voltage of the switches.
The nine-level inverter of the proposed topology can be realized with only ten switches, obtaining a
voltage gain that is two times larger. The above merits were validated through theoretical analysis
and experiments. The proposed inverter has good application prospects in medium- and low-voltage
photovoltaic power generation.
Keywords: inverter; multilevel inverter; switched capacitor; module; expansion
1. Introduction
The development of solar energy has attracted more and more industry attention in recent years,
such as photovoltaic power generation. Power electronics devices are necessary in the process of
converting solar energy to electric power. Multilevel inverters (MLIs) have been extensively studied
and used because of their advantages of improved power quality, reduced device voltage stress, and
reduced filter requirement, etc. [1,2].
Conventional MLIs can be predominantly divided into the following types: neutral-point-clamped
(NPC), flying capacitor (FC) and cascade H-bridge (CHB). These inverters have been widely used
due to their advantages such as low device voltage stress and low switching frequency [3–5]. Based
on the research of conventional MLIs, various new MLIs have been proposed [6]. In order to obtain
higher voltage levels than conventional topologies, a new NPC inverter was proposed in [7]. However,
the voltage balancing issues of conventional NPC inverters still exist in this NPC inverter. NPC and
FC were combined in [8], which increased the output voltage levels. However, at the same time,
additional control circuits are required. In [9], the problem of capacitor voltage balancing was solved
by replacing the voltage divider capacitors with DC sources. However, multiple DC sources are
required, which may limit the device’s wide application. Some other studies simplified the inverter
control algorithms without affecting the performance. However, the critical problem of voltage balance
still exists even if the control algorithm is simplified [10]. Moreover, the mentioned inverters have a
common disadvantage in that the expansion is complex and does not have a voltage-boosting ability.
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In order to simplify the circuit and reduce the devices, the switched DC source technique is
applied to MLIs in [11–13]. However, multiple DC sources are required may limit their applications.
The switched capacitor technique provides a good way to solve the limitation of the DC sources because
the capacitors used as energy storage elements on the DC side can replace DC sources to supply the
load and, at the same time, the voltage gain is obtained. In recent years, switched capacitor multilevel
inverters (SCMLIs) have been widely investigated due to their advantages of simple structure and
high power density [14,15].
Some single-source SCMLIs were proposed in [16–19]. The number of DC sources is reduced
without affecting the voltage gain. Although these inverters have an excellent performance, they also
exhibit demerits. The inverter in [16] is well designed so that the working states of the two capacitors
are completely synchronized, and the capacitor voltages can be balanced at all times. All switches of the
inverter proposed in [17] are contained in two H-bridges, which simplifies the control. However, the
above two inverters cannot be expanded. In [18], although an expansion can be achieved by cascading
multiple modules, the cascading expansion method will still have the disadvantage of using a large
number of DC sources. The expansion method is simplified in [19] with reduced switches. However,
the ability to supply inductive loads is not available in this inverter due to the diode’s forward bias
characteristic. In addition, a common disadvantage of the above four inverters is that an H-bridge
composed of four switches that withstand the peak value of the output voltage is used to achieve
inversion. This may result in a large total standing voltage (TSV) in the switches.
The H-bridge was eliminated without affecting the voltage polarity conversion in [20,21], and a
high voltage gain can be achieved by setting an appropriate DC source ratio. However, multiple
DC sources are required, especially when inverters be expanded. In [22,23], the switched capacitor
technique was used in NPC inverters, which have the merits of reduced TSV and increased output
levels due to the presence of the dividing capacitors. However, the number of devices in the inverter
in [22] can be further reduced, and the inverter in [23] cannot be expanded. In [24], a single source
inverter without an H-bridge was proposed. The DC source is connected in series with an adjacent
capacitor to charge other capacitors, which achieves a high voltage gain. However, the complex
expansion may limit its application. In [25,26], the switched capacitor technique is applied to the
CHB inverters. By replacing some DC sources with capacitors, the drawback of using multiple DC
sources can be effectively solved with the advantage of low voltage stress. However, a large number of
switches are required, especially when an expansion is needed. Therefore, their control complexity
and capital costs may be increased.
In order to reduce the use of devices and control the complexity, this paper proposes an
expandable MLI based on the T-type switched capacitor module (TSCM). Compared to conventional
MLIs, the proposed inverter can ensure the voltage balance of voltage-dividing capacitors easily.
Moreover, voltage gain that is two times larger can be achieved with a simple expansion capability.
Compared to the SCMLIs recently proposed, the proposed inverter eliminates the H-bridge, and can
effectively reduce the number of devices. The step-by-step charging method and modular expansion
capability enable the inverter to output high voltage levels and achieve high voltage gains with a small
number of devices.
2. Proposed Multilevel Inverter
2.1. Circuit Configuration
Figure 1 shows the procedure of developing the multilevel inverters through applying the
switched capacitor technique. One disadvantage of conventional multi-level inverters is that they
cannot boost the input voltage. The inverters integrating the switched capacitor technique are shown
in Figure 2. This type of inverter can obtain a voltage gain. However, the inverters shown in Figure 2a,c
use the H-bridge to achieve inversion, which will increase TSV [15,19]. The inverters shown in
Figure 2b,d eliminate the H-bridge without affecting the inversion. However, the extension of the
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inverter in Figure 2b is complicated [24] and the inverter shown in Figure 2d requires a large number
of devices [26].
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2.2. Charging Method of Switched Capacitors
As mentioned above, the expansion can be achieved through cascading multiple TSCMs.
The capacitors in the former TSCM is connected in series to charge the capacitors in the latter
TSCM. The charging process is called the step-by-step charging method, which enables the levels
and voltage gain of the expanded inverter to be greatly increased. The principle of the step-by-step
charging method is shown in Figure 4.
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2.3. Operating Principle
The inverter can achieve nine different operating modes by controlling the on and off states of
each switch: +2Vdc, +1.5Vdc, +Vdc, +0.5Vdc, 0, −0.5Vdc, −Vdc, −1.5Vdc, −2Vdc. The energy paths of
the nine working modes are shown in Figure 5a–i. The states of the switches, diodes and capacitors in
each mode are shown in Table 1.
Table 1. States of devices in different modes.
Vo
Switches Diodes Capacitors
S1S2S3S4S5S6S7S8S9S10 D1 D2 C1 C2 C3 C4
+2Vdc 0100100010 0 0 N N H —
+1.5Vdc 0111000010 0 0 N H H —
+Vdc 0100010010 1 0 N N N —
+0.5Vdc 0111001100 0 0 N H — —
0 1000101100 0 0 N N — —
−0.5Vdc 1011001100 0 0 H N — —
−Vdc 1000100001 0 1 N N — N
−1.5Vdc 1011000001 0 0 H N — H
−2Vdc 1000010001 0 0 N N — H
Note: “1” and “0” in the table are the on and off states of the corresponding devices. “N”, “H” and “—” indicate the
charging, discharging, and rest states of the capacitors. Vo is the output voltage.
Mode 1 (Vo = +2Vdc): As shown in Figure 5a, S2, S5 and S9 are turned on, whereas other switches
are turned off. D1 is reverse biased while D2 is forward biased. C3 is discharged in series with the DC
source to supply the load, and C1, C2 and C4 are being charged.
Mode 2 (Vo = +1.5Vdc): As shown in Figure 5b, S2, S3, S4 and S9 are turned on, whereas other
switches are turned off. D1 and D2 are reverse biased. C2 and C3 are discharged in series to supply the
load, and C1 is being charged while C4 rests.
Mode 3 (Vo = +Vdc): As shown in Figure 5c, S2, S6 and S9 are turned on, whereas other switches
are turned off. D1 is forward biased and D2 is reverse biased. C1, C2 and C3 are being charged while C4
rests, and the dc source alone supplies the load.
Mode 4 (Vo = +0.5Vdc): As shown in Figure 5d, S2, S3, S4, S7 and S8 are turned on, whereas other
switches are turned off. D1 and D2 are reverse biased. C2 is discharged to supply the load, and C1 is
being charged while C3 and C4 rest.
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Mode 5 (Vo = 0): As shown in Figure 5e, S1, S5, S7 and S8 are turned on, whereas other switches
are turned off. D1 is reverse biased while D2 is forward biased. C1 and C2 are being charged while C3
and C4 rest.
Mode 6 (Vo = −0.5Vdc): As shown in Figure 5f, S1, S3, S4, S7 and S8 are turned on, whereas other
switches are turned off. D1 and D2 are reverse biased. C1 is discharged to supply the load, and C2 is
being charged while C3 and C4 rest.
Mode 7 (Vo = -Vdc): As shown in Figure 5g, S1, S5 and S10 are turned on, whereas other switches
are turned off. D1 is reverse biased and D2 is forward biased. C1, C2 and C4 are being charged while C3
rests, and only the dc source supplies the load.
Mode 8 (Vo = −1.5Vdc): As shown in Figure 5h, S1, S3, S4 and S10 are turned on, whereas other
switches are turned off. D1 and D2 are reverse biased. C1 and C4 are discharged in series to supply the
load, and C2 is being charged while C3 rests.
Mode 9 (Vo = −2Vdc): As shown in Figure 5i, S1, S6 and S10 are turned on, whereas other switches
are turned off. D1 is forward biased while D2 is reverse biased. C4 is discharged in series with the DC
source to supply the load, and the capacitors C1, C2 and C3 are being charged.
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In Figure 6, αi (i = 1, 2, 3, 4, α1 < α2 < α3 < α4 < pi/2) is the initial conducting angle of the rectangular
wave. The values of these four angles affect the time width of the rectangular wave and, therefore,
the quality of the inverter output waveform. The Fourier decomposition of rectangular wave Voi is:
Voi =
2Vdc
pi
∞∑
k=1,3,···
cos(kαi)
k
sin(kωt) (1)
whereω is the fundamental angular frequency of the output waveform.
Therefore, the output voltage Vo can be expressed as (2), because the nine-level staircase wave is
formed by the superposition of the four rectangular waves.
Vo =
2Vdc
pi
∞∑
k=1,3,···
4∑
i=1
cos(kαi)
k
sin(kωt) (2)
then, the fundamental wave modulation index M is:
M =
1
4
4∑
i=1
cosαi (3)
The definition of the THD of the output voltage is:
THD =
√√√ ∞∑
k=2
Vk2
V1
× 100% (4)
Combing (2) and (4), the THD of the output nine-level staircase wave is:
THD =
√√√√√√√ ∞∑k=3,5,··· [ 4∑i=1 cos(kαi)k ]2
4∑
i=1
αi
× 100% (5)
It can be seen from (5) that the conducting angle αi is the only variable that affects the output
voltage THD. Therefore, selecting a proper αi is the main target of the modulation analysis when the
fundamental wave modulation index M has been determined. It is easy to determine the initial value
of the conducting angle according to the equal area rule of the waveform approximation method [27].
However, some low-order harmonics are the dominating components of the total harmonics in the
output voltage. Another way to obtain the initial value of the conducting angle is to set up simultaneous
equations which conclude with the conducting angle αi. Before this, the order of the harmonics to
be eliminated should be selected. The third harmonic is automatically eliminated in a three-phase
system [28]. The 6j ± 1 (j = 1,2,3, . . . ) harmonics are the main elements to be eliminated. Therefore,
for a nine-level inverter, only the first three third-order harmonics (5th, 7th, and 11th), which are the
dominating harmonics, will be eliminated through the modulation. The conducting angles can be
determined according to (6).
cosα1 + cosα2 + cosα3 + cosα4 = 4M
cos 5α1 + cos 5α2 + cos 5α3 + cos 5α4 = 0
cos 7α1 + cos 7α2 + cos 7α3 + cos 7α4 = 0
cos 11α1 + cos 11α2 + cos 11α3 + cos 11α4 = 0
(6)
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3. Capacitor Analysis and Loss Calculation
3.1. Capacitor Calculation
As the capacitors C1 + C4 and C2 + C3 operate as two switching pairs, only C2 and C3 are analyzed
as an example. It can be seen from Figure 5 and Table 1 that C2 is discharged when the output voltage is
+0.5Vdc and +1.5Vdc, and C3 is discharged when the output voltage is +1.5Vdc and +2Vdc. In order to
obtain the maximum discharge amount, the parasitic parameters of each component are not considered
in the discharging loops of the capacitors.
The discharge amount of C2 in the interval of +0.5 Vdc [α1, α2] is:
∆QC2_0.5 =
1
2pi fo
∫ α2
α1
Vdc
2R
dωt (7)
where ∆QC2_0.5 is the discharge amount of C2 in [α1, α2], R is the load, f o is the fundamental frequency,
andω is the fundamental angular frequency. Further calculations can be given as:
∆QC2_0.5 =
Vdc(α2 − α1)
2pi foR
(8)
In the same way, the discharge amount (∆QC2_1.5) of C2 in the interval [α3, α4] when the output
voltage is +1.5Vdc is:
∆QC2_1.5 =
3Vdc(α4 − α3)
2pi foR
(9)
The continuous working interval of C3 is [α3, pi-α3]; the discharge amount of C3 in this interval is:
∆QC3 =
1
2pi fo
[∫ α4
α3
3Vdc
2R
dωt+
∫ pi−α4
α4
2Vdc
R
dωt+
∫ pi−α3
pi−α4
3Vdc
2R
dωt
]
(10)
the variables involved in (10) are the same as those in (7). Further calculations show that the discharge
amount of C3 is:
∆QC3 =
Vdc(2pi− 3α3 − α4)
2pi foR
(11)
The voltage ripple of the capacitor is inversely proportional to the capacitance. Assuming that the
voltage ripple of the capacitor does not exceed 10% of the set value of the capacitor, the maximum
capacitor voltage ripple can be accepted as 0.1VC (VC is the voltage of the capacitor). The minimum
capacitance is:
C1min = C2min =
∆QC2_1.5
0.1Vdc
=
15(α4 − α3)
pi foR
(12)
C3min = C4min =
∆QC3
0.1Vdc
=
10pi− 15α3 − α4
pi foR
(13)
It should be mentioned that the reason for choosing ∆QC2_1.5 as the discharge amount of C2 in (12)
is that ∆QC2_1.5 is the maximum continuous discharge amount of C2. It can be seen from (12) and (13)
that the capacitance is inversely proportional to the load, voltage ripple, and output frequency. Figure 7
is the voltage of C3 under different capacitances. As shown in Figure 7 and (14)–(16), increasing the
capacitance is beneficial to reduce the voltage ripple. To enhance the performance of the inverter, the
capacitance would be better to be appropriately increased when the voltage ripple condition can be
met. In this way, the voltage ripple can be reduced and the lifetime of the capacitors can be prolonged.
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3.2. Analysis of Voltage Balance 
As shown in Figure 8, the voltage-dividing capacitors have symmetrical working states in the 
positive and negative half cycles of the inverter by using the appropriate modulation method. 
Capacitor voltages vary around their set values. The sum of the voltages of the two capacitors is 30 
V, which can always be maintained at a constant value. Each of the T-type switched capacitors works 
i f lt i l r iff it . (a) The capacitance is 2200 µF.
µ .
3.2. Analysis of Voltage Balance
As shown in Figure 8, the voltage-dividing capacitors have symmetrical working states in the
positive and negative half cycles of the inverter by using the appropriate modulation method. Capacitor
voltages vary around their set values. The sum of the voltages of the two capacitors is 30 V, which can
always be maintained at a constant value. Each of the T-type switched capacitors works in the half
cycle, and their working states do not affect each other. Therefore, the two capacitors are balanced
within one cycle. This conclusion can also be drawn from the experimental results in Figure 17b.
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3.3. Loss Calculations
This section analyzes the various losses of the inverter, i cl ing the ripple losses of capacitors
( rip), conduction losses (Pcon) and switching losses (Psw).
Prip is caused by the voltage fluctuation of t e ca acitors. This section still ta es 2 and 3 as
exa ples, because of t eir s etrical orking states. C2 is discharged at the output voltages of
0.5Vdc and 1.5Vdc. With the capacitance value determined, the voltage ri ples of the t o orking
odes are:
∆VC2_0.5 =
∆QC2_0.5
C2
=
Vdc(α2 − α1)
2pi foRC2
(14)
∆VC2_1.5 =
∆QC2_1.5
2
=
3Vdc(α4 − α3)
2pi foRC2
(15)
Similarly, the voltage ripple of C3 is:
∆VC3 =
∆QC3
C3
=
Vdc(2pi− 3α3 − α4)
2pi foRC3
(16)
Therefore, Prip can be calculated as:
Prip = fo[2C2(∆VC2_0.52 ∆ C2_1.52) + C3∆VC32] (17)
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Pcon is caused by the parasitic parameters of the circuit elements, such as the voltage drop and the
on-state resistance of the diodes and switches, and the parasitic resistance of the capacitors. Taking the
positive half cycle as an example for analysis, the equivalent circuits of the four working modes of the
positive half cycle are shown in Figure 9.
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e ara eters of each co ponent are as fol ows: VD D -st t
resist i e, ESRC and rS are the equivalent resistance of the capacitor and the switch,
R is the load, and io is the output current. Th equivalent parameters of the co ponents i f r
working modes of the positive half cycle are shown in Table 2. The value of i in Table 2 indicates that
the output voltage Vo is i multiplied by 0.5Vdc, and Veq and req are the equivalent parasitic resistance
and equivalent output voltage.
Table 2. Equivalent parameters of each mode.
i Veq req
1 0.5Vdc 5rs + ESRC
2 Vdc-VD 2rs + rD
3 1.5Vdc 4rs + 2ESRC
4 2Vdc 3rs + ESRC
Therefore, Pcon can be calculated as:
Pcon =
2
pi
4∑
i=1
( VeqR+ req
)2
× req × (αi+1 − αi)
 (18)
where αi is the conducting angle, which can be calculated from (6), and the value of α5 is pi/2.
Psw is caused by a non-abrupt change in voltage and current, which is related to the voltage
stress and the operating frequency of the switches, and can be estimated based on the charging and
discharging of the switch parasitic capacitance Cds [16]. Table 3 shows the frequency and voltage stress
of each switch in the nine-level inverter, where f s and Vs are the operating frequency and voltage stress
of the switches.
Table 3. Voltage stress and frequency of switches.
Switches S1–2 S3–4 S5 S6–8 S9–10
f s f o 8f o 5f o 2f o f o
Vs Vdc 0.5Vdc Vdc Vdc 2Vdc
According to the calculation method in [16], the losses of the switches can be expressed as:
Psw = fsCdsVs2 (19)
therefore, the total losses of the switches are:
Psw= 25 foCdsVdc2 (20)
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In summary, the efficiency of the nine-level inverter can be calculated as:
η =
Po
Po + Prip + Pcon + Psw
(21)
where η and Po are the efficiency and output power of the proposed nine-level inverter.
4. Analysis of Expansion and Comparison
4.1. Cascaded Topology of Multi-TSCM
The expansion can be achieved by cascading multiple TSCMs without adding additional devices,
which is simple to operate and easy to modularize. The expansion topology is shown in Figure 10.Energies 2020, 13, x FOR PEER REVIEW 11 of 20 
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Taking the extended inverter with two cascaded TSCMs as an example to analyze its working 
modes, in this case, the inverter can achieve a 17-level output and a voltage gain that is four times 
larger. Table 4 shows the working states of the devices in each working mode of the positive half 
cycle. The definitions of numbers and symbols in Table 4 are the same as those in Table 1. 
Table 4. Working state of devices in the 17-level inverter. 
Vo 
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S1S2S11S12S13S14S21S22S23S24S3S4S5S6 D11D12D13D14 C1C2C11C12C21C22 
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+3.5Vdc 01110000100010 0000 ▲▼▼—▼— 
+3Vdc 01000100100010 0100 ▲▲—▲▼— 
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0 10001011001100 0100 ▲▲—▲—— 
4.2. Comparisons with Other Inverters 
Figure 10. Cascaded topology of multi-TSCM.
As mentioned above, the output levels and voltage gain are greatly i proved due to the use of
the step-by-step charging method. The relationships between the output levels N and voltage gain G
and the number of modules x are:
N = 2x+2 + 1 (22)
G = 2x (23)
It can be seen from (22) and (23) that the output levels and voltage gain increase exponentially
with the number of modules, which indicate that the output levels and voltage gain of the inverter will
increase rapidly with the increase in the TSCMs. The growth curves are shown in Figure 11.
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ith the number of modules, which indicate that the output levels and voltage gain of the inverter 
will increase rapidly with the increase in the TSCMs. The growth curves are shown in Figure 11. 
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Taking the extended inverter with two cascaded TSCMs as an example to analyze its working 
modes, in this case, the inverter can achieve a 17-level output and a voltage gain that is four times 
larger. Table 4 shows the working states of the devices in each working mode of the positive half 
cycle. The definitions of numbers and symbols in Table 4 are the same as those in Table 1. 
Table 4. Working state of devices in the 17-level inverter. 
Vo 
Switches Diodes Capacitors 
S1S2S11S12S13S14S21S22S23S24S3S4S5S6 D11D12D13D14 C1C2C11C12C21C22 
+4Vdc 01001000100010 0101  
+3.5Vdc 01110000100010 0000  
+3Vdc 01000100100010 0100  
+2.5Vdc 01110011000010 0000  
+2Vdc 01000111010010 0100  
+1.5Vdc 01110000010010 0010  
+1Vdc 01000100010010 0101  
+0.5Vdc 01110011001100 0000  
0 10001011001100 0100  
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Table 4. Working state of devices in the 17-level inverter.
Vo
Switches Diodes Capacitors
S1S2S11S12S13S14S21S22S23S24S3S4S5S6 D11D12D13D14 C1C2C11C12C21C22
+4Vdc 01001000100010 0101 NNHNHN
+3.5Vdc 01110000100010 0000 NHH—H—
+3Vdc 01000100100010 0100 NN—NH—
+2.5Vdc 01110011000010 0000 NH——H—
+2Vdc 01000111010010 0100 NN—NH—
+1.5Vdc 01110000010010 0010 NHH—N—
+1Vdc 01000100010010 0101 NNN—N—
+0.5Vdc 01110011001100 0000 NH————
0 10001011001100 0100 NN—N——
4.2. Comparisons with Other Inverters
In order to compare the performance of the inverters, the proposed nine-level inverter is compared
with the recently proposed excellent topologies in terms of voltage gain, number of switches, TSV and
expansion ability. The results are shown in Table 5.
Table 5. Comparison with different switched capacitor multilevel inverters (SCMLIs).
Items [15] [19] [23] [24] [26] Proposed
Gain 4 4 no 4 4 2
Switches 13 8 12 12 19 10
Capacitors 3 3 4 3 3 4
TSV 25Vdc 32Vdc 6Vdc 24Vdc 19Vdc 11Vdc
H-bridge yes yes no no no no
Inductive load ability yes no yes yes yes yes
Expanded ability yes yes no yes yes yes
It can be seen from Table 5 that the proposed topology shows advantages in terms of the number
of switches and TSV. The voltage gain is half of other inverters. This is because that there are two
voltage-dividing capacitors in the DC link of the proposed inverter. Therefore, a level of 0.5Vdc is
generated, which provides the capability for achieving more output levels in an expanded inverter.
At the same time, the reduction in the step voltage makes the output voltage waveform of the proposed
inverter closer to a sine wave, which is beneficial to improve the quality of the output waveform and
reduce TSV. To achieve the same voltage gain, the DC source of the proposed inverter has to be doubled
in relation to the others.
In addition, the advantages of using less switches in the proposed inverter are more prominent in
the expanded topology. The output levels of the proposed inverter are twice those of other topologies
under the same conditions. Therefore, a gain that is comparable to other inverters can be achieved.
The comparisons of the expansion are shown in Figure 12, where m is the output level of the half cycle.
In fact, m is discrete and limited to certain values; for intuitiveness, the results are presented in the
form of continuous curves.
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It can be seen from Figure 12 that the proposed topology shows advantages for each comparison 
item. Only in some values of m are the number of switches higher than in the inverter proposed in 
[19]. However, the inverter in [19] uses a large number of diodes and does not have the ability to 
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Figure 12. Comparison of expansions. (a) Total standing voltage (TSV). (b) Number of capacitors. (c)
Number of switches.
It can be se n from Figure 12 that the proposed topology shows advantages for each comparison
item. Only in some values of m are the number of switches hig er than in the inverter proposed in [19].
However, the inverter in [19] uses a large numb r of diodes and oes ot have the ability to integrate
inductiv loads.
5. Simulation and Experiment Results
5.1. Simulation Results
The proposed topology was simulated in MATLAB/SIMULINK to verify the correctness of the
theoretical analysis of the nine-level and seventeen-level inverters. Simulations were carried out under
the condition that the input voltage was 30 V and the load was 30 Ω and 15 mH. The output voltages
and currents of the two showcases are shown in Figures 13 and 14; Figure 15 shows the THD of the
two inverters.
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It can be seen from the above results that the proposed inverter can achieve twice the voltage 
gain, and the seventeen-level waveform is closer to a sine wave. More levels can reduce the output 
voltage THD. The nine-level waveform has a THD of 12.15% and the THD of the seventeen-level 
waveform of a two-cascaded module is 6.1%. 
5.2. Experiment Results 
Experiments are implemented in this part to validate the dynamic and steady-state performance 
of the proposed nine-level inverter. The experimental parameters are shown in Table 6 and, the 
experimental platform is shown in Figure 16. 
Table 6. Experimental parameters. 
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DC source 30 V 
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It can be seen from the above results that the proposed inverter can achieve twice the voltage 
gain, and th  venteen-level waveform i  closer to a sine wave. More levels can reduce the output 
voltage THD. The nine   has a THD of 12.15% and th  THD of the seven een-level 
waveform of a two-cascaded module is 6.1%. 
5.2. Experiment Results 
Experiments are implemented in this part to validate the dynamic and steady-state performance 
of the roposed nine-level inverter. T e experimental parameters are shown in T ble 6 and, the 
experimental platform is shown in Figur  16. 
Table 6. Experimental parameters. 
Parameters Value 
DC source 30 V 
Capacitors 2200 μF 
R-load 100 Ω 
Figure 14. avefor s of the seventeen-level inverter. (a) Voltage; (b) current.
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It can be seen from the above results that the proposed inverter can achieve twice the voltage 
gain, and the seventeen-level waveform is closer to a sine wave. More levels can reduce the output 
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Figure 15. THD of two inverters. (a) THD of the nine-level inverter. (b) THD of the
seventeen-level inverter.
It can be seen from the above results that the proposed inverter can achieve twice the voltage gain,
and the seventeen-level waveform is closer to a sine wave. More levels can reduce the output voltage
THD. The nine-level waveform has a THD of 12.15% and the THD of the seventeen-level waveform of
a two-cascaded module is 6.1%.
5.2. Experiment Results
Experiments are implemented in this part to validate the dynamic and steady-state performance
of the proposed nine-level inverter. The experimental parameters are shown in Table 6 and,
the experimental platform is shown in Figure 16.
Table 6. Experimental parameters.
Parameters Value
DC source 30 V
Capacitors 2200 µF
R-load 100 Ω
L-load 60 mH
RL-load 30 Ω and 15 mH
Output frequency f o 50 Hz
Switches (MOSFET) SPP20N60C3
Optocoupler-driver TLP250
Current probe Tektronix A622
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i r sho s the experimental results under the RL-load condition. It can be seen from
Figure 17a that the voltage is a stabl nine-level staircase wave with a peak value of 60 V at an input
voltage of 30 V. A double voltage gain is obtained. Th current lags behind the voltage by about 9◦.
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The voltages of capacitors are shown in Figure 17b. The voltages of C2 and C3 are maintained at 15 V
by voltage self-balancing. The voltages of C3 and C4 are maintained at 30 V with a low voltage ripple
of 9%. In addition, it can be seen from Figure 17b that C1 and C2 work in a symmetrical state and C3
and C4 work in a symmetrical state, which is consistent with the above analysis.
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. . .
dynamic performance of the pro osed inverter is validated in this section to emulate changes
in the working status and p rameters. Figure 19 shows the experimental results when the DC source is
suddenly changed by switching to another DC s urce with a different voltage. Due to the symmetry of
capacitors, only two capacitor vo tages are given. The output voltage and current, as well as the
apacitor voltage , become stable quickly when the DC so r e is changed. The discharging of C2 and
C3 are different because they work at different modes, as shown in Figure 19b.
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Figure 19. Experiment results when DC source changes. (a) Dc source changes from 10 V to 30 V. (b) Dc
source change from 30 V to 10 V.
The experimental results when the load cha s r s i igure 20, including from R =∞
changes to RL-load, then changes to R-load. The dyna ic performance of the inverter is excellent
during the load changes, which indicates that the inverter can adapt to sudden changes and changes in
load types.
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Figure 20. Experiment results when the load changes. (a) Load changes from R = ∞ to RL-load.
(b) Load changes from RL-load to R-load.
The output frequency f o is also a factor that may change during the operation of the inverter.
The experiment is conducted under the condition that f o changes from 50 Hz to 100 Hz and then changes
from 50 Hz to 25 Hz. The outputs of the inverter are shown in Figure 21 when the output frequency
changes. The experimental results show that the inverter can also quickly adapt to frequency changes.
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The changes in the three types of losses when the output power increases are shown in Figure 
23. Psw increases in proportion to the output power, and the proportion of Pcon tends to exceed the 
switching loss. The larger increase in Prip is due to the corresponding increase in the voltage ripple of 
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Figure 21. Experimental results when f o changes. (a) f o changes from 50 Hz to 100 Hz. (b) f o changes
from 50 Hz to 25 Hz.
Energies 2020, 13, 4406 17 of 20
5.2.3. Analysis of Losses
In Figure 17a, the root mean square values of output voltage and current are 41.02 V and 1.28 A.
Based on the above analysis, the losses are caused by the capacitors, switches and diodes, which
mainly relate to the parasitic parameters. The values of parasitic parameters are as follows: VD = 0.7 V,
rs = 5 mΩ, ESRC = 60 mΩ and Cds = 500 pF. Incorporating the above parameters and experimental
parameters into (17) to (20), the three types of losses can be obtained as: Prip = 0.89 W, Pcon = 0.17 W
and Psw = 0.56 W. The ratio between the three types of losses and the ratio between capacitors, switches
and diodes (including body diode of the switch) are shown in Figure 22.
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t t es f e ices.
The changes in the three types of losses when the output power increases are shown in Figure 23.
Psw increases in proportion to the output power, and the proportion of Pcon tends to exceed the
s itching loss. The larger increase in Pri is due to the corresponding increase in the voltage ripple of
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6. Conclusions 
This paper presents a generalized multilevel inverter based on the T-type switched capacitor 
module (TSCM). The working principle and modulation strategy of the proposed inverter were 
analyzed with a nine-level inverter as an example. The symmetrical working state of the positive and 
negative half cycles of the voltage-dividing capacitors ensures voltage self-balancing. The step-by-
step charging method of the switched capacitors and the modular expansion of the proposed inverter 
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The comparisons with other existing topologies show that the proposed inverter can reduce the 
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switches and capacitors of the proposed inverter grow in a logarithmic curve with the increase in the 
output voltage levels. In other words, our method is more prominent than other topologies in terms 
of the devices used when the output voltage levels are high. The modular expansion method makes 
the inverter easy to miniaturize, which brings convenience to practical applications. 
A prototype has been built to validate the steady-state and dynamic performance of the 
proposed inverter. The experimental results show that the inverter has an excellent performance, 
indicating its broad application prospects in distributed power generation, such as photovoltaic 
power generation. 
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6. Conclusions
This paper presents a generalized multilevel inverter based on the T-type switched capacitor
module (TSCM). The working principle and modulation strategy of the proposed inverter were
analyzed with a nine-level inverter as an example. The symmetrical working state of the positive and
negative half cycles of the voltage-dividing capacitors ensures voltage self-balancing. The step-by-step
charging method of the switched capacitors and the modular expansion of the proposed inverter can
effectively increase the output voltage levels and voltage gain.
The comparisons with other existing topologies show that the proposed inverter can reduce the
number of devices, thereby reducing the capital cost and power losses. Moreover, the number of
switches and capacitors of the proposed inverter grow in a logarithmic curve with the increase in the
output voltage levels. In other words, our method is more prominent than other topologies in terms of
the devices used when the output voltage levels are high. The modular expansion method makes the
inverter easy to miniaturize, which brings convenience to practical applications.
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A prototype has been built to validate the steady-state and dynamic performance of the proposed
inverter. The experimental results show that the inverter has an excellent performance, indicating its
broad application prospects in distributed power generation, such as photovoltaic power generation.
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Abbreviations
Vo Output voltage
Vdc Voltage of DC source
VD Voltage drop of diode
Veq Equivalent voltage on the load
Vk K-th harmonic of voltage
Vs Voltage stress of the switch
Voi Rectangular wave number i
Ci Capacitor number i
Ci min Minimum capacitance
Cds Parasitic capacitance of the switch
∆VC2_0.5 Voltage ripple of C2 when output 0.5Vdc
∆VC2_1.5 Voltage ripple of C2 when output 1.5Vdc
∆VC3 Voltage ripple of C3
∆QC3 Discharge amount of C3 in one cycle
∆QC2_0.5 Discharge amount of C2 when output 0.5Vdc
∆QC2_1.5 Discharge amount of C2 when output 1.5Vdc
Prip Ripple losses
Pcon Conduction losses
Psw Switching losses
Po Output power
Si Switch number i
Di Diode number i
αi Conduct angle of rectangular wave
ω Fundamental angular frequency
N Output levels
G Voltage gain
M Fundamental wave modulation index
R Load
f o Fundamental frequency
rD Internal resistance of diode
ESRC Equivalent resistance of the capacitor
rs Equivalent resistance of the switch
io Output current
req Equivalent conducting resistance
f s Operating frequency of the switch
η Efficiency of the nine-level inverter
m Step number of half cycle
TSV Total standing voltage
THD Total harmonic distortion
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